

Abstract

A single-ended, full-swing dynamic cache having memory cells grouped into memory groups, where for each memory group one or more foot transistors connect to various memory cells within the memory group. Using a foot transistor reduces sub-threshold leakage current when the memory cells connected to the foot transistor are not being read.